



Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((boolean &lt;and&gt; short\* &lt;near/5&gt; circuit\*)&lt;in&gt;metadata)"

Your search matched 16 of 1625854 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail

## » Search Options

[View Session History](#)[New Search](#)

## Modify Search

((boolean &lt;and&gt; short\* &lt;near/5&gt; circuit\*)&lt;in&gt;metadata)

[Search](#) ☐ Check to search only within this results set

Display Format:

☒

Citation

☐

Citation &amp; Abstract

## » Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

view selected items

[Select All](#) [Deselect All](#)

- ☐ 1. **Undetectability of Bridging Faults and Validity of Stuck-At Fault Test Sets**  
Kodandapani, K.L.; Pradhan, D.K.;  
[Computers, IEEE Transactions on](#)  
Volume C-29, [Issue 1](#), Jan 1980 Page(s):55 - 59  
[AbstractPlus](#) | Full Text: [PDF](#)(1016 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 2. **On the impossible Class of Faulty Functions in Logic Networks Under Short Circuit Faults**  
Bhattacharya, B.B.; Gupta, B.;  
[Computers, IEEE Transactions on](#)  
Volume C-35, [Issue 1](#), Jan 1986 Page(s):85 - 90  
[AbstractPlus](#) | Full Text: [PDF](#)(1376 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 3. **Detection of stuck-at and bridging faults in Reed-Muller canonical (RMC) networks**  
Damaria, T.; Karpovsky, M.;  
[Computers and Digital Techniques, IEE Proceedings-](#)  
Volume 136, [Issue 5](#), Sep 1989 Page(s):430 - 433  
[AbstractPlus](#) | Full Text: [PDF](#)(312 KB) IET JNL
- ☐ 4. **Short-Circuit Compiler Transformation: Optimizing Conditional Blocks**  
Ghodrat, Mohammad Ali; Givargis, Tony; Nicolau, Alex;  
[Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific](#)  
Jan. 2007 Page(s):504 - 510  
Digital Object Identifier 10.1109/ASPDAC.2007.358036  
[AbstractPlus](#) | Full Text: [PDF](#)(8097 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 5. **A Partitioning-based Logic Optimization Method for Large Scale Circuits with Boolean Matrix**  
Yuichi Nakamura, Takeshi Yoshimura;  
[Design Automation, 1995. DAC '95. 32nd Conference on](#)  
1995 Page(s):653 - 657  
Digital Object Identifier 10.1109/DAC.1995.250045  
[AbstractPlus](#) | Full Text: [PDF](#)(196 KB) IEEE CNF  
[Rights and Permissions](#)
- 6. **Electrical behavior of GOS fault affected domino logic cell**

- ☐ Comte, M.; Ohtake, S.; Fujiwara, H.; Renovell, M.;  
Electronic Design, Test and Applications, 2006. DELTA 2006. Third IEEE International Workshop on  
17-19 Jan. 2006 Page(s):7 pp.  
Digital Object Identifier 10.1109/DELTA.2006.42  
[AbstractPlus](#) | Full Text: [PDF](#)(536 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 7. **Testing for resistive shorts in FPGA interconnects**  
Haixia Gao; Yintang Yang; Xiaohua Ma; Gang Dong;  
Quality of Electronic Design, 2005. ISQED 2005. Sixth International Symposium on  
21-23 March 2005 Page(s):159 - 163  
Digital Object Identifier 10.1109/ISQED.2005.120  
[AbstractPlus](#) | Full Text: [PDF](#)(152 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 8. **Delay testing of MOS transistor with gate oxide short**  
Renovell, M.; Galliere, J.M.; Azais, F.; Bertrand, Y.;  
Test Symposium, 2003. ATS 2003. 12th Asian  
16-19 Nov. 2003 Page(s):168 - 173  
Digital Object Identifier 10.1109/ATS.2003.1250804  
[AbstractPlus](#) | Full Text: [PDF](#)(297 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 9. **Test escapes: analysis of short defect**  
Renovell, M.; Azdis, F.; Bertrand, Y.;  
Integrated Circuits and Systems Design, 1999. Proceedings. XII Symposium on  
29 Sept.-2 Oct. 1999 Page(s):160 - 163  
Digital Object Identifier 10.1109/SBCCI.1999.803111  
[AbstractPlus](#) | Full Text: [PDF](#)(40 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 10. **Efficient delay-insensitive RSFQ circuits**  
Patra, P.; Fussell, D.S.;  
Computer Design: VLSI in Computers and Processors, 1996. ICCD '96. Proceedings., 1996 IEEE  
Conference on  
7-9 Oct. 1996 Page(s):413 - 418  
Digital Object Identifier 10.1109/ICCD.1996.563587  
[AbstractPlus](#) | Full Text: [PDF](#)(744 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 11. **Automatic test pattern generation for lddq faults based upon symbolic simulation**  
Ribas-Xirgo, L.; Carrabina-Bordoll, J.;  
IDDQ Testing, 1996., IEEE International Workshop on  
24-25 Oct. 1996 Page(s):94 - 98  
Digital Object Identifier 10.1109/IDDQ.1996.557840  
[AbstractPlus](#) | Full Text: [PDF](#)(412 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 12. **A fault model and a test method for analog fuzzy logic circuits**  
Weiner, S.;  
Test Conference, 1995. Proceedings., International  
21-25 Oct. 1995 Page(s):282 - 291  
Digital Object Identifier 10.1109/TEST.1995.529843  
[AbstractPlus](#) | Full Text: [PDF](#)(876 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 13. **Accurate logic-level power estimation**  
Bogliolo, A.; Ricco, B.; Benini, L.; De Micheli, G.;  
Low Power Electronics, 1995., IEEE Symposium on

9-11 Oct. 1995 Page(s):40 - 41

Digital Object Identifier 10.1109/LPE.1995.482455

[AbstractPlus](#) | Full Text: [PDF](#)(212 KB) IEEE CNF  
[Rights and Permissions](#)



**14. Faster circuits and shorter formulae for multiple addition, multiplication and symmetric Boolean**

Paterson, M.S.; Pippenger, N.; Zwick, U.;

[Foundations of Computer Science, 1990. Proceedings., 31st Annual Symposium on](#)

22-24 Oct. 1990 Page(s):642 - 650 vol.2

Digital Object Identifier 10.1109/FSCS.1990.89586

[AbstractPlus](#) | Full Text: [PDF](#)(644 KB) IEEE CNF  
[Rights and Permissions](#)



**15. Valid clocking in wavepipelined circuits**

Lam, W.K.C.; Brayton, R.K.; Sagiovanni-Vincentelli, A.;

[Computer-Aided Design, 1992. ICCAD-92. Digest of Technical Papers., 1992 IEEE/ACM International](#)

8-12 Nov. 1992 Page(s):518 - 525

Digital Object Identifier 10.1109/ICCAD.1992.279318

[AbstractPlus](#) | Full Text: [PDF](#)(532 KB) IEEE CNF  
[Rights and Permissions](#)



**16. On the design of reliable Boolean circuits that contain partially unreliable gates**

Kleitman, D.; Leighton, T.; Ma, Y.;

[Foundations of Computer Science, 1994. Proceedings., 35th Annual Symposium on](#)

20-22 Nov. 1994 Page(s):332 - 346

Digital Object Identifier 10.1109/SFCS.1994.365682

[AbstractPlus](#) | Full Text: [PDF](#)(1108 KB) IEEE CNF  
[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE

Indexed by  
 Inspec